ì

Amendments to the Claims:

The following listing of claims will replace any/all prior versions, and listings, of claims in the application, wherein additions are shown in underlined text and deletions are shown in strike-out text:

1. (Currently Amended) A method for forming a high resistive region in a semiconductor device, comprising the steps of:

forming a trench, in which a width of a bottom is wider than a top, in a given region of a semiconductor substrate; and

burying the trench with an insulating layer while forming empty spaces at both corners of the bottom of the trench, by using a coverage characteristic of an insulating material,

wherein the insulating layer is formed using a SOD or SOG oxide film and is buried into the trench, while the insulating layer is not formed at both corners of the bottom of the trench due to a coverage characteristic of a spin coating oxide film.

The method for claim 1, wherein the step of forming the trench 2. (Original) comprises the steps of:

forming a mask pattern on the semiconductor substrate;

etching the semiconductor substrate to a given depth by means of a first etch process, thus forming the trench;

forming the trench to a target depth by means of a second etch process in a vertical and a horizontal directions, while forming the trench to have the bottom wider than the top in width; and

removing the mask pattern.

- The method for claim 2, wherein upon the first etch process, polymer is deposited on the sidewall of the trench while being generated, thus serving as an anti-etch film at the time of the second etch process.
- The method for claim 3, wherein the first etch process is performed by applying a power in the range of 300 W to 2000 W in an RIE reactor and using an etch gas containing chlorine.

- 5. (Original) The method for claim 3, wherein the second etch process uses a mixed solution of HNO₃:HF:H₂O as an etchant.
- **6.** (Original) The method for claim **3**, wherein the first etch process and the second etch process are performed repeatedly to form the trench to a target depth.
- **7.** (Original) The method for claim **2**, wherein the first etch process is performed using a dry etch process and the second etch process is performed using a wet etch process.
- **8.** (Original) The method for claim **7**, wherein the first etch process is performed by applying a power in the range of 300 W to 2000 W in an RIE reactor and using an etch gas containing chlorine.
- 9. (Original) The method for claim 7, wherein the second etch process uses a mixed solution of HNO₃:HF:H₂O as an etchant.
- **10.** (Original) The method for claim **7**, wherein the first etch process and the second etch process are performed repeatedly to form the trench to a target depth.
- 11. (Original) The method for claim 2, wherein the first etch process is performed by applying a power in the range of 300 W to 2000 W in a RIE reactor and using an etch gas containing chlorine.
- **12.** (Original) The method for claim **11**, wherein the first etch process and the second etch process are performed repeatedly to form the trench to a target depth.
- **13**. (Original) The method for claim **2**, wherein the second etch process uses a mixed solution of HNO₃:HF:H₂O as an etchant.
- **14.** (Original) The method for claim **13**, wherein the first etch process and the second etch process are performed repeatedly to form the trench to a target depth.
- **15**. (Original) The method for claim **2**, wherein the first etch process and the second etch process are performed repeatedly to form the trench to a target depth.

16. (Original) The method for claim **1**, wherein the insulating layer is formed using a TEOS oxide film and is deposited by means of a chemical vapor deposition method under a temperature in the range of 300°C to 500°C in a CVD reactor, whereby the insulating layer is not formed at both corners of the bottom of the trench due to a coverage characteristic while being buried into the trench.

17. (Canceled).

- **18.** (Original) The method for claim **1**, before the trench is buried, further comprising the step of depositing a SiN thin film on the substrate including an inner surface of the trench.
- **19**. (New) A method for forming a high resistive region in a semiconductor device, comprising the steps of:

forming a mask pattern on a semiconductor substrate;

etching the semiconductor substrate to a given depth so that polymer is generated by means of a first etch process using the mask pattern as a etch mask, thus forming a trench and remaining the polymer at a sidewall of the trench;

forming the trench to a target depth by means of a second etch process in a vertical and a horizontal directions using the mask pattern and the polymer as a etch mask, while forming the trench to have the bottom wider than the top in width;

removing the mask pattern; and

burying the trench with an insulating layer while forming empty spaces at both corners of the bottom of the trench, by using a coverage characteristic of an insulating material.